
2010-2012 Microchip Technology Inc.
DS41417B-page 219
PIC16(L)F722A/723A
FIGURE 23-12:
PIC16F722A/723A A/D CONVERSION TIMING (NORMAL MODE)
FIGURE 23-13:
PIC16F722A/723A A/D CONVERSION TIMING (SLEEP MODE)
AD131
AD130
BSF ADCON0, GO
Q4
A/D CLK
A/D Data
ADRES
ADIF
GO
Sample
OLD_DATA
Sampling Stopped
DONE
NEW_DATA
76
5
3
2
1
0
Note 1: If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the
SLEEP instruction to be executed.
1 TCY
4
AD134
(TOSC/2(1))
1 TCY
AD132
AD131
AD130
BSF ADCON0, GO
Q4
A/D CLK
A/D Data
ADRES
ADIF
GO
Sample
OLD_DATA
Sampling Stopped
DONE
NEW_DATA
7
5
32
10
Note 1: If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the
SLEEP instruction to be executed.
AD134
4
6
1 TCY
(TOSC/2 + TCY(1))
1 TCY